



US009543388B2

(12) **United States Patent**  
**Lauer et al.**

(10) **Patent No.:** **US 9,543,388 B2**  
(45) **Date of Patent:** **Jan. 10, 2017**

(54) **COMPLEMENTARY METAL-OXIDE SILICON HAVING SILICON AND SILICON GERMANIUM CHANNELS**

H01L 21/324; H01L 29/7849; H01L 27/0922; H01L 21/8238; H01L 29/0649; G05B 19/19

See application file for complete search history.

(71) Applicant: **International Business Machines Corporation**, Armonk, NY (US)

(56) **References Cited**

(72) Inventors: **Gen P. Lauer**, Yorktown Heights, NY (US); **Isaac Lauer**, Yorktown Heights, NY (US); **Alexander Reznicek**, Troy, NY (US); **Jeffrey W. Sleight**, Ridgefield, CT (US)

U.S. PATENT DOCUMENTS

7,220,626 B2 \* 5/2007 Zhu ..... H01L 21/84 257/E21.633

7,427,779 B2 9/2008 Damlencourt et al.

(Continued)

(73) Assignee: **International Business Machines Corporation**, Armonk, NY (US)

FOREIGN PATENT DOCUMENTS

JP 2007-88400 A 4/2007

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

OTHER PUBLICATIONS

Lauer et al., "Complementary Metal-Oxide Silicon Having Silicon and Silicon Germanium Channels," U.S. Appl. No. 14/597,918, filed Jan. 15, 2015.

(Continued)

(21) Appl. No.: **15/076,880**

(22) Filed: **Mar. 22, 2016**

(65) **Prior Publication Data**

US 2016/0211328 A1 Jul. 21, 2016

**Related U.S. Application Data**

(62) Division of application No. 14/597,918, filed on Jan. 15, 2015, now Pat. No. 9,373,638.

(51) **Int. Cl.**  
**H01L 21/00** (2006.01)  
**H01L 29/10** (2006.01)  
(Continued)

(52) **U.S. Cl.**  
CPC ..... **H01L 29/1054** (2013.01); **G05B 19/19** (2013.01); **H01L 21/02532** (2013.01);  
(Continued)

(58) **Field of Classification Search**  
CPC ..... H01L 29/1054; H01L 21/823807; H01L 21/02639; H01L 27/092; H01L 21/3065; H01L 29/161; H01L 27/1203;

*Primary Examiner* — Nicholas Tobergte

(74) *Attorney, Agent, or Firm* — Robert J. Shatto

(57) **ABSTRACT**

A silicon germanium on insulator (SGOI) wafer having nFET and pFET regions is accessed, the SGOI wafer having a silicon germanium (SiGe) layer having a first germanium (Ge) concentration, and a first oxide layer over nFET and pFET and removing the first oxide layer over the pFET. Then, increasing the first Ge concentration in the SiGe layer in the pFET to a second Ge concentration and removing the first oxide layer over the nFET. Then, recessing the SiGe layer of the first Ge concentration in the nFET so that the SiGe layer is in plane with the SiGe layer in the pFET of the second Ge concentration. Then, growing a silicon (Si) layer over the SGOI in the nFET and a SiGe layer of a third concentration in the pFET, where the SiGe layer of a third concentration is in plane with the grown nFET Si layer.

**6 Claims, 12 Drawing Sheets**

